## Dump all the (ARM) things !



### **Before we start**

- We might be short on time
- Please download the archive
- Install python dependencies
  - pip install pyHydrabus
- Install Jupyter notebook
- A serial communication utility (screen / putty / minicom / ...)



#### About us

- Swiss hardware hackers
- Contributors to Hydrabus project
- Conferences / CTF / BBQ enthusiasts

## About this workshop

#### • Introduction

- Hardware hacking 101
- JTAG

#### Discover the ARM debug interface (SWD)

- Architecture, protocols and signals
- Identification process and low-level interaction
- Firmware extraction

#### • Firmware RE

- Ghidra import process and mapping
- CTF

## Please

#### respect workshop materials

This equipment is made available to you thanks to our personal investment

It could be used for future workshops

#### Introduction

# Hardware hacking 101 🔯

- Not as difficult as it sounds !
- Similar to traditional penetration testing...but different...
- First step consists to identify the target, more specifically its:
  - Exposed interfaces: Serial, USB, RJ45, BLE, WIFI, ...
  - Internal components: Micro controller, memory, ...
  - Internal signals: UART, I2C, SPI, JTAG, SWD, ...



## **Debug interface**

- Manufacturers tend to leave a debug interface on their devices
   Useful to reprogram or troubleshoot faulty products
- Some debug interface allows to read-back internal memory
   Recover the firmware for fun & profit !
- Usual debug interfaces are usually **JTAG** or **SWD** interfaces
- Debugging can be achieved with Open On-Chip Debugger (OpenOCD)

## JTAG - Joint Test Action Group

- Historically used to test circuits
  - Boundary scan
  - Read/Write chip pins
- Nowadays used for debugging
  - Instruction tracing/stepping
  - Memory access

o ...

Main drawback <u>at least</u> 4 signals required





# **JTAG - Discovery**

- Identification issues
  - Labels not always present near each pins
  - Sometimes only test points are available
- Identification technique
  - Wire all pins to the tool
    - JTAGulator
    - Hydrabus
  - Probe every pin one after the other
  - Send the **IDCODE** command (0x0000000)
  - Forces every nodes to return their ID
  - Monitor the output



## **SWD - Serial Wire Debug**

- ARM solution to avoid JTAG pin requirement
- Provide similar functionality as normal JTAG
- However, daisy-chaining devices as JTAG is not possible

# Why using low-level SWD ?

- OpenOCD does lots of "magic" behind the scenes
- Some bugs can only be triggered when precisely controlling the interface
  - e.g. Race condition on STM32 chips <u>https://www.aisec.fraunhofer.de/en/FirmwareProtection.html</u>
- Can analyze less documented custom APs
- Offer a faster access to SWD
  - Useful for fault attacks (e.g. nRF52x)



# SWD - Signals

#### • SWCLK

- The clock signal sent by the host
- The frequency is defined by the host interface

#### • SWDIO

- The bidirectional data signal to read from or write to the DP
- The data is set by the host during the rising edge and sampled by the DP during the falling edge of the SWDCLK signal
- Both lines should be pulled up on the target

## **SWD - Transactions**

- Each transaction has 3 phases:
  - Request
    - 8 bits sent from the host
  - ACK
    - 3 bits sent from the target
  - Data
    - Up to 32 bits sent from/to the host, with an odd parity bit
- On direction change a **Trn** cycle has to be sent



## **SWD - Request**

Field	Description
Start	Start bit (Should be 1)
APnDP	Access to DP(0) or AP(1)
RnW	Write(0) or Read(1) request
A[2:3]	AP or DP register address bits[2:3]
Parity	Odd parity over (APnDP, RnW, A[2:3])
Stop	Stop bit (Should be 0)
Park	Park bit sent before changing SWDIO to open-drain (Should be 1)

## SWD - ACK

Bit	Description
2	OK response Operation was successful
1	WAIT response Host must retry the request.
0	FAULT response An error has occurred

## **SWD - Architecture**

- Master
   DP Debug Port
- Internal bus
   DAP Debug Access Port



Slaves
 AP – Access Ports

## SWD - RTFM

- Everything is explained in the ARM Debug Interface (ADI) architecture specification
  - https://developer.arm.com/documentation/ihi0031
- Official documentation for the debug interface

#### **Debug Port**

# **DP - Debug Port**

- Manages the communication with the external host
  - Forwards communication to DAP internal BUS
- 3 main DP types
  - JTAG Debug Port (JTAG-DP)
    - Standard JTAG interface and protocol
  - Serial Wire Debug Port (SW-DP)
    - SWD protocol to access the DAP
  - Serial Wire/JTAG Debug Port (SWJ-DP)
    - Switch between JTAG and SWD via a specific sequence
    - TMS/TCK are reused for SWDIO/SWCLK signals

## **DP - Registers**

- Four registers control the DP
  - IDCODE/ABORT (@ 0x0)
    - Identification code register (R)
    - Transaction abortion/error management (W)
  - CONTROL/STATUS (@0x4)
    - Manage DP status
  - SELECT (@ 0x8)
    - Select AP and AP bank to be contacted
  - RDBUFF (@ 0xC)
    - Read buffer

## **SWD** - Interface initialization

- 1. Send at least 50 SWCLKTCK cycles with SWDIO/TMS HIGH
  - a. Ensures that the current interface is in its reset state
  - b. The JTAG interface only detects the 16-bit JTAG-to-SWD sequence starting from the Test-Logic-Reset state
- 2. Send the 16-bit JTAG-to-SWD select sequence on SWDIO/TMS
- 3. Send at least 50 SWCLKTCK cycles with SWDIO/TMS HIGH
  - a. Ensures that if SWJ-DP was already in SWD operation before sending the select sequence, the SWD interface enters line reset state

#### **DP** - Initialization

- Once interface is initialized, the DP must be initialized as well
  - Read IDCODE register
  - Power up the debug domain by setting bits in the CTRL/STAT register
- Now ready to talk to Access Ports

#### LAB 1

#### **SWD Discovery**

## Workshop kit

- Hydrabus
- Wires (~10x)
- Target

# Hydrabus

- Open source multi-tool hardware
  - Created by Benjamin Vernoux
- Supports a lot of protocols
- Python bindings (pyHydrabus)
- Extensions via specific shields
  - HydraFlash
  - HydraLINCAN
  - HydraNFC





#### Hydrabus - Main features



# Hydrabus - CLI

- *help* command shows the commands used in each mode
  - The prompt will show you which is the current mode
- The CLI Supports Tab completion
- Once in a mode, protocol-specific commands will be shown
- The *show pins* command shows which pins are used for each mode
- More info on the HydraFW wiki
  - https://github.com/hydrabus/hydrafw/wiki

2	> help Available comma	nds
í	heln	Available commands
	history	Command history
	clear	
	show	Show information
	logging	Turn logging on or off
	ed	SD card management
	ade	
	dac	kedu analog values
	uac	Wille analog values
	pwm	WILLE PWM
	Trequency	Read Trequency
	gpio	Get of set GPIO pins
	spi	SPI mode
	12c	12C mode
	1-wire	1-wire mode
	2-wire	2-wire mode
	3-wire	3-wire mode
	uart	UART mode
	nfc	NFC mode
	can	CAN mode
	sump	SUMP mode
	jtag	JTAG mode
	random	Random number
	flash	NAND flash mode
	mmc	MMC/eMMC mode
	wiegand	Wiegand mode
	lin	LIN mode
	smartcard	SMARTCARD mode
	debug	Debug mode

#### Target



# **Exercise - Finding SWD !**

- Connect the target to Hydrabus
  - GND first!
  - Then all other target pins to PBx
  - Power supply is 3.3V !
- Connect Hydrabus to the PC via USB
  - Access the CLI
    - Putty, telnet (Windows)
    - Screen (Linux)
- Enter 2-wire mode
- Use the integrated bruteforce utility



## Solution

#### > **2-wire**

twowire1> brute7 Bruteforce on 7 pins. Device found. IDCODE : 0x3BC11477 CLK: PBx IO: PBx



## How does it work ?

- Hydrabus will treat all pins combination as SWCLK/SWDIO, then for each combination:
  - Send SWD initialization
  - Read DP IDCODE
- If different than 0x0 or 0xffffffff, display to the user



#### **Access Port**

### **AP - Access Ports**

- Access Ports allow access to the target
- ARM provides specifications for two APs
  - Memory Access Port (MEM-AP)
    - Provides access to the core memory and registers
  - JTAG Access Port (JTAG-AP)
    - Allows connection of a JTAG chain to the DAP
- Multiple APs can be added to the DAP if needed

#### **AP - Access**

- Must use the DP to access an AP
- Same as with DP, only 4 registers accessible
  - Extended with banks in the DP SELECT register
- Only one common register: Identification register IDR (@ 0xfc)
  - Bank 0xf, register 0xc

## **AP - Registers**

- Access to a register is made through the DP
- Several steps needed:
  - Set AP address and register bank in DP SELECT register
  - Issue a request to an AP register
  - If necessary, read DP RDBUFF to get return value

#### **MEM-AP**

- AP dedicated to the core memory
  - Allows access to all the MCU memory space
- Many advanced features, but we will only present basic memory reads/writes

## **MEM-AP - Registers**

- **CSW** Control/Status Word (@ 0x0)
  - Control MEM-AP features
- TAR Transfer Address Register (@ 0x4)
  - Set memory address
- **DRW** Data Read Write Register (@ 0x0c)
  - Data to be read/written

## **MEM-AP - Memory read**

- To read value @ 0x12345678 :
  - Set TAR to 0x12345678
  - Read DRW
- Easy?

## **MEM-AP - Complete memory read**

- Set DP SELECT register to bank 0, AP 0
- Write 0x12345678 to AP register 0x4 (TAR)
- (Set DP SELECT register to bank 0, AP 0) (Optional)
- Read to AP register 0xC (DRW)
- Read DP register 0xC (RDBUFF)

### **Core control**

- Cortex-M CPUs can be controlled through special memory-mapped registers
- Allow access to CPU registers, control core, ...
- DHCSR Debug Halt and Control Register (@ 0xE000EDF0)
  - Allow to stop core execution, enable debug, ...

#### **Firmware extraction**

- Firmware is located at a specific memory location
  - Depends on manufacturer, verify memory map in the datasheet
- Access to the firmware must be done with CPU halted

### **Memory maps**

- Extremely useful when reverse engineering a MCU firmware
  - Once the memory map is defined, you can cross-reference any register to find related functions
- Can give a starting point for more complex firmwares
  - Example : Looking for any UART-related functions in a firmware

#### Example : STM32L011



# Instrumenting SWD

- For Hydrabus: pyHydrabus has SWD primitives
  - Python bindings (<u>https://pypi.org/project/pyHydrabus/</u>)
    - pip install pyHydrabus
  - AP/DP read/write

#### **LAB 2**

#### **Firmware extraction**

#### **Exercise - Firmware extraction**

- Use the provided Jupyter notebook
- You should end with a file named firmware.bin



#### MCU

## **MCU - Micro Controller Unit**

- A single chip embeds a processor, memory and peripherals
- Lots of different options
  - Packaging
  - CPU core
  - Memory capacity
  - Peripherals



## **MCU - Peripherals**

- All peripherals and capabilities use memory-mapped registers
  - In the MCU memory space, a region is dedicated to those
- When using peripherals, you basically have to read and write to specified memory locations
- All memory locations are defined in the MCU datasheet
- Called MMIO (Memory-Mapped I/O)

## Interrupts

- The MCU can generate interrupts for different events
  - More effective than polling for events in the code
- When an interrupt is enabled
  - MCU stops the current execution
  - Branches to the function pointed at a fixed address
- These fixed addresses are called interrupt vectors
- These interrupts are enabled by the developer

#### ARM

### **ARM - CPU architecture**

- 16 registers
  - R0 R15
- R15 is also known as PC (Program Counter)
  - Equivalent to **EIP** in x86
- R14 is also known as LR (Link register)
  - Stores the return address of a function call
- R13 is also known as SP (Stack Pointer)

## **ARM - Assembly 101**

- Different instruction sets
  - ARM (32 bits instructions)
  - Thumb (16 bits instructions)
  - Thumb-2 (16 & 32 bit instructions)
  - NEON / Jazelle / ... (not part of this course)
- Most embedded firmwares use Thumb(-2) instructions
- An ARM CPU can switch from ARM to THUMB mode on the fly
   When calling a function, the LSB represents the mode
  - 0=ARM, 1=THUMB

#### **ARM - Thumb basic instructions**

Instruction	Meaning
<b>MOV</b> R0, #5	R0 = 5
ADD R0, R1, R2	R0 = R1 + R2
<b>SUB</b> R0, #10	R0 = R0 - 10
<b>CMP</b> R0, R3	Calculates R0 – R3, sets flags accordingly
BX R8	Jumps (Branches) execution to R8
LDR R4, [PC, #22]	R4 = [PC+22]
<b>STR</b> R3, [R2, R6]	[R2+R6] = R3
<b>PUSH</b> {R0-R3, LR}	Pushes R0, R1, R2, R3, LR on the stack

#### **ARM - Branch instructions**

Instruction	Meaning
BEQ R0	Branch if Z flag is set (equal to zero)
BNE RO	Branch if Z flag is unset (not equal to zero)
BGE R0	Branch if greater or equal
BLT R0	Branch if lower than
BGT	Branch if bigger than
BLE	Branch if less or equal

Most Thumb instructions can be executed conditionally based on the values of Application Program Status Register (APSR) condition flags (e.g., Zero, Carry, Overflow, Negative).

## **ARM - Calling convention**

- Usually, function parameters are passed in r0 to r3
- Result is stored in r0 at the end of the function

Instruct	ions	Meaning				
mov.w mov.w bl	r0, #0x3e8 r1, #0x01 <i>function</i>	<i>function</i> (1000, 1)				

#### LAB 3

#### **Firmware analysis**

#### Firmware - Base address

- Update files usually contains only the MCU flash image
- The base address can be different than 0x0

   On STM32, flash base is 0x0800\_0000
- Loading the firmware to the correct base address is crucial for RE
- If not correctly done, all references will point to the wrong place...;(



#### **Exercise - Firmware**

#### Load the firmware in Ghidra

Format:	Raw Binary	•					
Language:							
5.5			<b></b>				
Destination Folder:	workshop_102:/						
Program Name:	firmware.bin						
5							
		-					
	Please select a language	•		Language			^ X
	Trease select a language.	Select Lar	nguage and Compi	ler Specification			
	OK Cancel	Proc	🖹 Variant	Size	Endian	Compiler	
		ARM	Cortex	32	big	default	
		ARM	Cortex	32	little	default	
		tricore	default	32	little	default	
		tricore	TC172x	32	little	default	
		tricore	TC176x	32	little	default	2
		tricore	TC29x	32	little	default	V
		Filter:	cor				•
		Descrip	tion				
		ARM C	ortex / Thumb little e	ndian			
		Show	Only Recommended	l Language/Compile	r Specs		
		-					
					ncel		

• Impo	ort /tmp/workshop/firmware.bin	~ ×		
Format:	Raw Binary			
Language:	ARM:LE:32:Cortex:default			
Destination Folder:	workshop_102:/			
Program Name:	firmware.bin			
		Options	• Options	~ ×
			Block Name Base Address File Offset	оврооооо 0x0 <sub>Нех</sub>
			Length Apply Processor Defined Labels	0x2000 <sub>Hex</sub>
			Anchor Processor Defined Labels	<b>V</b>
			O <u>K</u> <u>C</u> a	ncel

## Firmware - Memory map

- Once code is loaded, we need to reconstruct the memory map
- Knowing registers addresses can help A LOT
  - MMIO
  - Need to get the memory map from the datasheet

- Reconstructing the interrupt vector table also helps
  - Normally in the datasheet
  - At least get the initial PC value

### **Firmware - Peripherals**

#### **CMIS-SVD**

Common Microcontroller Software Interface Standard (CMSIS)

System View Description (SVD)

https://github.com/posborne/cmsis-svd

#### SVD-Loader

Python script for Ghidra which parses SVD files and generates the peripheral structs and memory maps

https://github.com/leveldown-security/SVD-Loader-Ghidra

xml version="1.0" encoding="utf-8" standalone="no"?> device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" ks:noNamespaceSchemaLocation="CMSIS-SVD Schema 1 1.xsd"> <name>STM32L0x1</name> <description>STM32L0x1</description> <name>CM0+</name> <revision>r0p0</revision> <mpuPresent>false</mpuPresent> <fpuPresent>false</fpuPresent> CMSIS-SVD XML Hierarchy <size>0x20</size> <resetValue>0x0</resetValue> <resetMask>0xFFFFFFFF</resetMask> Device Level **CPU Level** <name>AES</name> <description>Advanced encryption standard hardware accelerator</description> **Peripherals Level** <baseAddress>0x40026000</baseAddress> **Registers** Level <offset>0x0</offset> <size>0x400</size> Fields Level <usage>registers</usage> Enumerated Values Level <name>AES\_RNG\_LPUART1</name> <description>AES global interrupt RNG global interr LPUART1 global interrupt through</description> Vendor Extensions

#### **Exercise - Firmware**

• 🔑 🗙	0 🌚 🛛 😰 🤤		
• ×	^ _	Bundle Manager [CodeBrowser: workshop_102:/firmware.bin]	i.
			dit <u>H</u> elp
🕂 🗙 🕂	S -		undle Manager
	🖹 Build Summary	Path	nabled
		\$GHIDRA_HOME/Debug/Debugger-agent-dbgmodel-traceloader/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Debug/Debugger-agent-frida/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Debugger/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Features/Base/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Features/BytePatterns/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Features/Decompiler/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Features/FileFormats/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Features/FunctionID/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Features/GnuDemangler/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Features/MicrosoftCodeAnalyzer/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Features/PDB/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Features/Python/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Features/VersionTracking/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Processors/8051/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Processors/Atmel/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Processors/DATA/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Processors/JVM/ghidra_scripts	$\checkmark$
		\$GHIDRA_HOME/Processors/PIC/ghidra_scripts	$\checkmark$
		\$USER_HOME/ghidra_scripts	V
Ð			lter:

#### **SVD** files

🜔 Script Manager - 1 scrip	vts (of 288)						
🕨 🗀 Analysis 🛛 🛓	Name Description			STM32F301.svd	STM32F469.svd	STM32G050.svd	STM32G484xx.svd
C ARM	SVD-Loader.py Load specified SVD and generate peripheral memory maps & structures.			STM32F302.svd	STM32F730.svd	STM32G051.svd	STM32G491xx.svd
Binary		My Computer	svd	STM32F303.svd	STM32F745.svd	STM32G061.svd	STM32G4A1xx.svd
C++			c.svd	STM32F373.svd	STM32F750.svd	STM32G070.svd	STM32GBK1CBT6.svd
Cleanup			coud	STM22E2v4 avd	STM22E765 avd	STM226071 avd	STM22H742x avd
Conversion		Desktop	usva		STW32F765.SV0		STM32H742X.SVU
CustomerSub			c.svd	STM32F3x8.svd	STM32F7x.svd	STM32G07x.svd	STM32H743x.svd
Data			c.svd	STM32F401.svd	STM32F7x2.svd	📄 STM32G081.svd	STM32H750x.svd
Debugger		Home	svd	STM32F405.svd	STM32F7x3.svd	STM32G0B0.svd	STM32H753x.svd
DWARF			x.svd	STM32F407.svd	STM32F7x5.svd	STM32G0B1.svd	STM32H7A3x.svd
Emulation			ry syd	STM32E410 svd	STM32E7x6 svd	STM32G0C1 svd	STM22H7B3x svd
Examples		Recent				3110520001.340	51105217755X.5VG
Functions			ox.svd	STM32F411.svd	STM32F7x7.svd	STM32G431xx.svd	STM32H7x3.svd
🛅 FunctionStart			ox.svd	STM32F412.svd	STM32F7x8.svd	STM32G441xx.svd	STM32H7x5_CM4.svd
GEARSHIFT			x.svd	STM32F413.svd	STM32F7x9.svd	STM32G471xx.svd	STM32H7x5_CM7.svd
images			ox svd	STM32F427 svd	STM32G030.svd	STM32G473xx svd	STM32H7x7 CM4.svd
Distructions			and a	CTM225420 and		STM32C474word	
Iteration			sva	511VI32F429.5V0	STW32G031.5Vd	51W32G474xx.SV0	STM32H7X7_CM7.SVd
			5vd	STM32F446.svd	STM32G041.svd	STM32G483xx.svd	STM32L0x1.svd
Filter:	Filter: svd		4	C			٦Þ
,							
SVD-Loader.py			File name:	STM32L0x1.svd			
Load specified SVD and g	enerate peripheral memory maps & structures.		Type:	All Files (*.*)			•
Author: Thomas Roth tho	mas.roth@leveldown.de	1					
Key Binding:	u ny				Load SVD File Cano	el	
Menu Path:							

#### **SVD Loader output**

#### Console - Scripting

SVD-Loader.py> Running... Loading SVD file... Done! Generating memory regions... Done! Generating peripherals... AES DMA1 CRC GPIOA GPIOB GPIOC GPIOD GPIOH GPIOE LPTIM RTC USART1 USART2 USART4 USART5 IWDG WWDG Firewall RCC SYSCFG\_COMP SPI1 SPI2 I2C1 I2C2 12C3 PWR Flash EXTI ADC DBG TIM2 TIM3 TIM6 TIM7 TIM21 TIM22 LPUART1 NVIC MPU STK SCB

SVD-Loader.pv> Finished!

🔒 🌽 🗙

🛄 Memory Map - I	Memory Map - Image Base: 00000000 📫 🗣 🖶 🛧 🛨 🚸 🕱 🛆													
	204							N	lemory Bloc	ks				
Name	Start	A	End	Length	R	W	Х	Volatile	Overlay	Туре	Initialized	Byte Source	Source	Comment
ram	08000000		08001fff	0×2000	V	1	1			Default		File: firmware.bi	Binary Loader	
TIM2_TIM3	40000000		400007ff	0×800	$\checkmark$	1		$\checkmark$		Default				Generated by SV
TIM6_TIM7	40001000		400017ff	0×800	V	1		$\checkmark$		Default				Generated by SV
RTC_WWDG_IW	40002800		400033ff	0xc00	$\checkmark$	1		$\checkmark$		Default				Generated by SV
SPI2	40003800		40003bff	0×400	V	1		$\checkmark$		Default				Generated by SV
USART2_LPUART	40004400		40005bff	0×1800	$\checkmark$	1		$\checkmark$		Default				Generated by SV
PWR	40007000		400073ff	0×400	V	1		$\checkmark$		Default				Generated by SV
LPTIM_I2C3	40007800		40007fff	0×800	$\checkmark$			1		Default				Generated by SV
SYSCFG_COMP	40010000		40010bff	0xc00	V			~		Default				Generated by SV
TIM22	40011400		400117ff	0×400	1	1		-		Default				Generated by SV
Firewall	40011c00		40011fff	0×400	1	V		-		Default				Generated by SV
ADC	40012400		400127ff	0×400	$\checkmark$	1		$\checkmark$		Default				Generated by SV
SPI1	40013000		400133ff	0×400	1	V		1		Default				Generated by SV
USART1	40013800		40013bff	0×400	1	1		-		Default				Generated by SV
DBG	40015800		40015bff	0×400	1	V		1		Default				Generated by SV
DMA1	40020000		400203ff	0×400	1	1		1		Default				Generated by SV
RCC	40021000		400213ff	0×400	1	V		1		Default				Generated by SV
Flash	40022000		400223ff	0×400	1	1		1		Default				Generated by SV
CRC	40023000		400233ff	0×400	1	✓		1		Default				Generated by SV
AES	40026000		400263ff	0×400	1	1		1		Default				Generated by SV
GPIOA_GPIOB_G	50000000		500013ff	0×1400	1	✓		1		Default				Generated by SV
GPIOH	50001c00		50001fff	0×400	1	1		1		Default				Generated by SV
STK	e000e010		e000e020	0×11	1	✓		1		Default				Generated by SV
NVIC	e000e100		e000e43c	0x33d	1			1		Default				Generated by SV
SCB	e000ed00		e000ed40	0×41	1	V		1		Default				Generated by SV
MPU	e000ed90		e000eda4	0x15				1		Default				Generated by SV

### SRAM ?

• If SRAM is missing, just add it manually

۰	Add Memory Block 🛛 🔨 🗙
Block Name:	SRAM
Start Addr:	(ram: 🔹 20000000
Length:	0x800
Comment:	
🗹 Read	🗹 Write 🗹 Execute 🗌 Volatile 🗌 Overlay
Block Types	
Default	
<ul> <li>Initialized</li> </ul>	○ File Bytes
	O <u>K</u> <u>C</u> ancel

## Interrupt Vector Table (IVT)

- Contains the reset value of the stack pointer and the start address
- Exception vectors, for all exception handlers
- The least-significant bit of each vector is 1 (exception is in Thumb code)

Exception number	IRQ number	Offset	Vector
16+n	n Oxi	0040+4n	IRQn
18 17 16 15 14 13	2 1 0 -1 -2	0x004C 0x0048 0x0044 0x0040 0x003C 0x0038	IRQ2 IRQ1 IRQ0 Systick PendSV Reserved
12 11 10 9 8 7	-5	0x002C	Reserved for Debug SVCall Reserved
6 5 4 3 2 1	-10 -11 -12 -13 -14	0x0018 0x0014 0x0010 0x000C 0x0008 0x0004	Usage fault Bus fault Memory management fault Hard fault NMI Reset Initial SP value

### **Reset Function**

- Initialize some registers
- 0x08001a18 == SystemInit()
  - Functions for system and clock setup available in system\_stm32l0xx.c
- 0x08001af8 == \_\_libc\_init\_array()
  - GCC will put every constructor into an array in their own section of flash
  - Newlib will iterate through the array to call static constructors

#### void FUN\_08001a74(void)

```
{
    int iVar1;
    undefined4 *puVar2;

    if (_Reset >> 0x18 == 0x1f) {
        Peripherals::RCC.APB2ENR = 1;
        Peripherals::SYSCFG_COMP.CFGR1 = 0;
    }
    for (iVar1 = 0; (undefined4 *)((int)&DAT_20000000 + iVar1) < &DAT_20000004; iVar1 = iVar1 + 4) {
        *(undefined4 *)((int)&DAT_20000000 + iVar1) = *(undefined4 *)((int)&DAT_08001da4 + iVar1);
    }
    for (puVar2 = &DAT_20000004; puVar2 < &DAT_2000000f0; puVar2 = puVar2 + 1) {
        *puVar2 = 0;
    }
    FUN_08001a18();
    FUN_08001a8();
    FUN_08001a8();
    do {
        ywhile( true );
    }
}</pre>
```

• 0x08000388 == main()

## **RE** tips

- Start from something known
- UART printings "Init done"
- LEDs blinking
- Enough tips...get the flag !

FUN 0800088c(&DAT\_200000a0); FUN\_08000a50(&DAT\_200000a0,0); FUN\_08000a9c(&DAT\_200000a0,0); DAT\_20000020 = &Peripherals::LPUART1;  $DAT_{20000024} = 0x1c200;$ DAT 20000028 = 0; DAT\_20000034 = 0xc;  $DAT_{2000002c} = 0;$ DAT\_20000030 = 0; DAT 20000038 = 0; DAT\_20000040 = 0; DAT\_20000044 = 0; FUN\_080019b4(&DAT\_20000020); FUN 080004b4(): FUN\_0800050c(0xff); FUN\_08000b58(100); FUN\_0800050c(0); FUN\_0800187c(&DAT\_20000020, "Init done\r\n", 0xb, 0xffffffff); do { iVar4 = 0; do { cVar2 = '\0': do { cVar3 = cVar2 + '\x01'; FUN\_08000540(cVar2); FUN\_08000b58(100); cVar2 = cVar3; } while (cVar3 != '\b'); cVar2 = '\a'; do { cVar3 = cVar2 + -1;FUN\_08000540(cVar2); FUN\_08000b58(100); cVar2 = cVar3; } while (cVar3 != -1); FUN\_080005ac(&DAT\_08001d23 + iVar4 \* 8); iVar4 = iVar4 + 1; FUN 08000b58(100); } while (iVar4 != 9); } while( true );

# **Congratulations** !!!

- You survived the workshop !
- Hopefully learn something new about electronics
  - Low-level SWD interactions with an ARM device
  - Firmware extraction via the debug interface
  - Firmware loading & analysis with Ghidra

#### **THANK YOU !**